Abstract-This paper presents a flexible 1.2-V 90-nm CMOS cascade three-stage SC Σ∆ modulator with local resonation in the last two stages, unity signal transfer function and programmable (either 3 or 5 level) quantization in all stages. The chip reconfigures its loop filter order (2nd, 4th, 6th order), the clock frequency (from 40 to 240MHz) and scales the power consumption according to required specifications. These reconfiguration strategies are combined with the capability of concurrency in order to digitize up to three different wireless standards simultaneously. Experimental results demonstrate the flexibility of the proposed modulator, featuring a programmable noise shaping within a 100kHz-to-10MHz signal band, with adaptive power dissipation 1 .
I. INTRODUCTION
Next generation of Software-Defined-Radio (SDR) handheld terminals will require flexible Analog-to-Digital Converters (ADCs) capable to operate with a variable and increasing range of signal bandwidths and effective resolutions. In addition to reconfigure their performance with adaptive power dissipation, these ADCs must be able to handle different standards and operation modes concurrently [1] .
State-of-the-art reconfigurable, multi-mode ADCs have been mainly implemented using Σ∆ Modulators (Σ∆Ms) [2] - [5] . The widest conversion region in the resolution-vs-bandwidth plane is covered by [3] and [5] , digitizing signal BandWidths (BWs) ranging from hundreds of kHz to 20MHz. To the best of the authors' knowledge, none of reported multi-standard Σ∆Ms can be reconfigured to process either a single input signal or multiple signals concurrently. However, this is a common situation in the majority of mobile phones today and it is expected that SDR transceivers will handle a larger number of operating modes simultaneously. This paper presents the first integrated Σ∆M that features both reconfiguration and concurrency capabilities. The chip covers the requirements of six wireless standards (GSM, Bluetooth, GPS, UMTS, DVB-H and WiMAX) in a directconversion receiver, and it is able to handle up to three of them simultaneously. Experimental measurements demonstrate these features, showing a high flexibility of the circuit to accommodate its performance to different signal conditions, while covering one of the widest regions in the resolution-vsbandwidth plane. Fig. 1 shows the block diagram of the proposed modulator. It consists of a reconfigurable 6th-order cascade 3-stage (2-2-2) Σ∆M. Unity Signal Transfer Function (USTF) is obtained through the use of feed-forward paths in each single-loop stage and local resonation is implemented in the second and third modulator stages. Multi-bit quantization is included in all stages with a number of levels programmable to either 3 or 5. Every stage can work either separately or as part of the cascade in order to allow both reconfigurability and concurrency operation with three possible input signals, X 1 , X 2 and X 3 . The Digital Cancellation Logic (DCL) -postprocessed by software in this prototype -is adjusted to match the corresponding Σ∆M configurations, namely:
II. MODULATOR ARCHITECTURE
• All stages operating in a 2-2-2 cascade Σ∆M, where the input signal is X 1 and the output signal is Y 2-2-2 . In this case, DCL2 configuration is used.
• The first two stages connected in a 2-2 cascade topology, considering X 1 , Y 2-2 and the DCL1 configuration. In this configuration, the last stage can be either switched off to save power or it can work in a single-loop configuration to process X 3 concurrently.
• The first stage operating as a 2nd-order single-loop Σ∆M, where the input and output signals are X 1 and Y 1SL , respectively. In this configuration, the back-end stages are connected together with DCL3 to implement a 
where g 1 = 0, g 2 = r 3 /2 and g 3 = r 5 /2. The NTF at the output of the different cascade configurations can be obtained by properly combining NTF i,SL (z) as:
A. Modulator In-Loop Filter Coefficients
The modulator in-loop filter coefficients, {a i , c i }, were chosen to optimize the trade-off between the integrators Output Swing (OS) and the number of unit capacitors, considering a 1.2-V supply voltage. To this end, an exhaustive simulationbased exploration of the design space was carried out, taking into account only in-loop coefficient values that are power of 2 and that fulfill the relations given in Fig Local resonation is implemented in second-and third stages through r 3,4 and r 5,6 coefficients, respectively, where r 4 = 2r 3 and r 6 = 2r 5 . In these stages, feed-forward coefficients are modified as a i = a i − r i , with i ∈ [3, 6] and a i denote the feed-forward coefficients when no resonation is operating, i.e r i = 0. Coefficients g 2, 3 in (1) Fig. 2 for the sake of simplicity -is identical to the second stage. Different SC branches are connected at the input of the frontend integrators in both stages -depending on either a 3-or 5-level configuration is used for the quantizers. Thus, for instance, the SC branch corresponding to C s11 in the first stage is used for 3-level quantization, while C s21 and C s31 are also needed if 5-level quantization is used. Similarly, sampling capacitors C si3 with i = 1, 2, 3, 4 are used in the second-and third-stages depending on the quantizer configuration.
Active analog adders have been used in the modulator. The signals to be added are sampled by the capacitors C f i , C f ij and C ai . Then, capacitor C sumi performs the summation, while C of f i is employed to hold and subtract the opamp offset. A scaling factor of α = 1/4 is implemented to reduce the output swing requirements of the active-adder opamp. This factor -which is later compensated by properly scaling the reference voltages of the quantizers -imposes a requirement on the offset of the comparators of 100 and 60 mV for K = 3 and K = 5, respectively, with K being the number of levels of the quantizers. Fig. 3 depicts the digital logic blocks used to implement the main reconfiguration functionalities by means of a set of control signals. Thus, P D i is used to power up/down the i-th stage and concurrent operation is governed by control signal SL i . Control signals P DRes i < j > enable the resonation operation of the i-th stage and P D3L i sets the quantization resolution of the embedded ADC and the DAC. The activation of signal P D3L i sets K = 5 and otherwise K = 3. 
C. Control Logic for Reconfiguration and Concurrency

III. CIRCUIT DESIGN AND IMPLEMENTATION
The Σ∆M has been designed to cope with the specifications of a direct-conversion receiver for GSM, Bluetooth, GPS, UMTS, DVB-H and WiMAX. This results in a requirement for the Signal-to-(Noise+Distortion) Ratio (SNDR) of 75-to-50 dB within a 0.2-to-10MHz BW, respectively [4] .
A. Biasing Adaptability
In order to adapt the performance of the Σ∆M to the different specifications with optimized power consumption, the biasing of the main building blocks is adjusted by using the programmable master current generator shown in Fig. 4(a) . The master current is generated through an external resistor, R = 620kΩ, connected to a PMOS current mirror. A set of output currents are mirrored with unity factor and the effective transistor lengths in the NMOS mirrors are increased by placing transistors in series.
Reconfiguration is performed by using 5-bit binaryweighted PMOS current mirrors as shown in Fig. 4(b) . All mirrored currents are selected by control signals, Ctrl < i >, applied to the gates of NMOS-based switches. These mirrored currents go directly to all analog blocks, so that they have a dedicated signal Ctrl < i > to control their bias current independently.
B. Amplifiers Scalable Performance
Folded-cascode topologies were used for all the opamps in the modulator. Table I sums up the opamp worst-case simulated performance for different values of the bias current, I B -obtained from a corner analysis that considers ±5% variation in the 1.2-V supply voltage, slow and fast device models and a temperature range of [−40
• C,+80
• C]. The adaptable dynamic behavior is shown based on the variation of the transconductance, g m , the Gain-Bandwidth (GB) during integration and sampling phases (GB i and GB s , respectively), the current at the opamp output branch, I o , and the Slew-Rate (SR) in both clock phases.
IV. EXPERIMENTAL RESULTS
The modulator has been implemented and fabricated in a 90-nm 1-poly 9-metal digital CMOS technology. Fig. 5(a) shows the microphotograph, highlighting its main parts. The chip core occupies an active area of 2.3mm
2 . The layout floorplan is based on extensive use of common-centroid techniques, capacitive decoupling, supplies and ground isolation of the different sections of the circuit. The digital part of the circuit includes the clock phase generator, the DACs, and the control signal generators. As a total of 90 control signals are required to implement the different reconfiguration techniques embedded in the chip, a serial-to-parallel register is used. To simplify the test, the output digital streams of each stage are stored in a ROM (see Fig. 2 ) and then captured off-chip.
The chip was mounted on a 64-pin ceramic QFP package and tested using the Printed Circuit Board (PCB) shown in Fig. 5(b) , that includes the required antialiasing filtering for the input signals, as well as proper decoupling filtering for supplies and reference voltages. A logic analyzer was used to capture the output bit streams, which were transferred to a workstation and processed using MATLAB. Fig. 6(a) shows the measured 256k-point Hanningwindowed FFTs of the modulator first-stage output, for 3-and 5-level quantization modes, considering a sampling frequency of f s = 40MHz and a 20-kHz input sinewave. The reconfiguration of the loop-filter order is illustrated in Fig.  6(b) , where three different configurations are shown, namely: a 2nd-order single-loop, a 4th-order 2-2 cascade and a 6th-order 2-2-2 cascade. One of the main characteristics of this chip is its capability to operate concurrently with different input signals. This is illustrated in Fig. 7(a) that shows the output spectra of the first and the second stages processing different input sinewaves at 20kHz and 200kHz, respectively. Similarly, Fig. 7(b) shows the simultaneous operation of the first and third stages.
The flexibility of the chip is based on the combination of reconfiguration, concurrency and power adaptation. The latter is illustrated in Fig. 8 , where the power dissipation of the analog part (opamps and quantizers) is reconfigured by varying the control digital word of the on-chip binary-weighted current mirrors (see Fig. 4 ). The overall Σ∆ power consumption can be scaled down from 23.5mW to 7.6mW when the sampling frequency is varied from 240MHz to 40MHz, according to the different standard requirements.
Finally, Fig. 9 shows the measured output spectra corresponding to different operation modes, considering suitable configurations for each case. The effective resolution achieved by the chip is illustrated in Fig. 10 , where SNDR is depicted versus the input signal amplitude for several standards.
V. CONCLUSION A flexible 1.2-V 90-nm CMOS SC Σ∆M has been presented, which can be reconfigured to the requirements of different wireless standards with adaptive power dissipation. Compared to previously reported reconfigurable Σ∆Ms, this chip is the first one to incorporate the ability to operate concurrently with several signals. This novel characteristic makes the proposed Σ∆M a very suitable candidate for the implementation of ADCs in Software-Defined-Radio receivers.
